

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/668,745	09/23/2003	David W. Boggs	884.942US1	1789
21186 7590 04/30/2007 SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A. P.O. BOX 2938			EXAMINER	
			DINH, TUAN T	
MINNEAPOL	IS, MN 55402		ART UNIT	PAPER NUMBER
			2841	
			MAIL DATE	DELIVERY MODE
	•		04/30/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)	
	10/668,745	BOGGS ET AL.	
Office Action Summary	Examiner	Art Unit	-
	Tuan T. Dinh	2841	
The MAILING DATE of this communication app	pears on the cover sheet w	vith the correspondence address	
Period for Reply	\\		
A SHORTENED STATUTORY PERIOD FOR REPL' WHICHEVER IS LONGER, FROM THE MAILING D.  - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period of Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNI (36(a). In no event, however, may a will apply and will expire SIX (6) MO (a) cause the application to become A	ICATION. reply be timely filed  NTHS from the mailing date of this communication in the mailing date of the communication in the mailing date of the communication in the communi	
Status			
1) Responsive to communication(s) filed on 07 Fe	ebruary 2007.		
	action is non-final.		
3) Since this application is in condition for allowar	nce except for formal mat	ters, prosecution as to the merits	is
closed in accordance with the practice under E			
Disposition of Claims		•	
4) Claim(s) <u>1-15,17-20 and 28-33</u> is/are pending	in the application		
4a) Of the above claim(s) <u>17-20</u> is/are withdraw	• •		
5) Claim(s) is/are allowed.		,	
6)⊠ Claim(s) <u>1-15 and 28-33</u> is/are rejected.			
7) Claim(s) is/are objected to.			
8) Claim(s) are subject to restriction and/o	r election requirement.		
Application Papers	·		
9) The specification is objected to by the Examine	ar		
10) The drawing(s) filed on is/are: a) acc		by the Evaminer	
Applicant may not request that any objection to the			
Replacement drawing sheet(s) including the correct			(d)
11)☐ The oath or declaration is objected to by the Ex			
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for foreign	priority under 35 U.S.C.	§ 119(a)-(d) or (f).	
a) ☐ All b) ☐ Some * c) ☐ None of:	, , , , , , , , , , , , , , , , , , , ,	3	
1. Certified copies of the priority document	s have been received.		
2. Certified copies of the priority documents		Application No.	
<ol><li>Copies of the certified copies of the prior</li></ol>	rity documents have beer	received in this National Stage	
application from the International Bureau	u (PCT Rule 17.2(a)).		
* See the attached detailed Office action for a list	of the certified copies not	received.	
•			
Attachment(s)			
Notice of References Cited (PTO-892)		Summary (PTO-413)	
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08)		s)/Mail Date nformal Patent Application	
Paper No(s)/Mail Date	6)  Other:		
The state of the s			

#### **DETAILED ACTION**

## Note of claimed language:

Examiner is considered the term "<u>adapted to</u>" as well as defined as <u>an intended</u>

<u>use limitation</u>. The claim limitation, that employ phrases of the type "adapted to" is typical of claim limitation, which may not distinguish over prior art according to the principle. It has been held that the recitation that <u>an element is "adapted to" perform or is "capable of" performing a function is not a positive limitation</u> but only requires the ability to so perform, see In re Venezia, 189 USPQ 149 (CCPA 1976).

# Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-9 and 28-33 are rejected under 35 U.S.C. 103(a) as being unpatentable over Shiraki (U.S. Patent 6,969,808) in view of Ott et al. (U.S. Patent 6,147,505).

As to claims 1-5, 7-9, Shiraki discloses a device, which is a semiconductor chip or a multilayer circuit board (column 1, lines 16-17, claims 7-8) as shown in figures 1-4 comprising:

first and second major exterior surfaces (top and bottom surfaces of the board, see figure 2), at least one of the first and second major exterior surfaces including a plurality of component mounting pads (not label, but the pads are formed on the first surface of the multilayer circuit board);

a signal (31) carrying plated through hole (plated hole 21) terminating at the at least one the first or second major exterior surfaces; a pad (top and bottom portion of the plated 21) and the signal carrying connected to the pad, an ant-ipad (clearance hole formed between the ground layer and the pad) substantially surround the pad

a plane metallization layer, which is power, ground, or reference voltage planes (26-ground layer, 27-power layer, column 3, lines 35-36, claims 2-4) within the device surround the pad and anti-pad (see figure 9); and a plated through hole or via (41, column 3, line 41) attached to the plane metallization layer (26 or 27) and terminating at the at least one of the first and second major exterior surfaces including the plurality of component mounting pads, the plated through hole (41) electrically isolated from the plurality of component mounting pads, and a signal through hole (21) having a signal layer (11) passed through the plane metallization layer (26; 27) and terminated at the pad at the first surface (claim 5).

Shiraki does not specific disclose <u>a circuit tester for</u> determining if a current will flow between the and the via and the plane metallization to test the spacing of the plane metallization layer from the signal through hole that passes through the plane metallization layer.

Application/Control Number: 10/668,745

Art Unit: 2841

Ott et al. teaches an adapter arrangement for electrically testing printed circuit board as shown in figures 1a-1d comprising a tester (10) having probes (9) tested on pads and through holes of the PCB.

It would have been obvious to one having ordinary skill in the art at the time the invention was made to have a teaching of Ott et al. employed in the device of Shiraki in order to prevent an internal short circuit.

As to claim 6, Shiraki discloses the signal (signal layer 11 connected to the through hole 21) carrying plated through hole (21), which passes though and electrically isolates the plane metallization layer (26; 27) and is connected to the pad at the first major exterior surface.

As to claims 28-33, Shiraki discloses a device (PCB) as shown in figures 1-4 comprising:

first and second major exterior surfaces (top and bottom surfaces of the board, see figure 2), at least one of the first and second major exterior surfaces including a plurality of component mounting pads (not label, but the pads are formed on the first surface of the multilayer circuit board);

a feature, which is a trace or signal layer (11) or a signal carrying through hole (21) positioned within the device;

a plane metallization layer (26-ground layer, 27-power layer, column 3, lines 35-36, claims 2-4) within the device; and a plated through hole (41, column 3, line 41) attached to the plane metallization layer (26 or 27) and terminating at the at least one of the first and second major exterior surfaces including the plurality of component

mounting pads, the plated through hole (41) electrically isolated from the pads, and the feature or signal layer (11) passed through and isolates the plane metallization layer (26; 27) and terminated at the pad at the first surface (claim 5).

Shiraki does not disclose <u>a test device for</u> testing the feature and the metallization layer.

Ott et al. teaches an adapter arrangement for electrically testing printed circuit board as shown in figures 1a-1d comprising a tester (10) having probes (9) tested on pads and through holes of the PCB.

It would have been obvious to one having ordinary skill in the art at the time the invention was made to have a teaching of Ott et al. employed in the device of Shiraki in order to prevent an internal short circuit.

3. Claims 10-15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Shiraki ('808) in view of Conn et al. (U.S. Patent 5,418,690), and further in view of Ott et al. (U.S. Patent 6,147,505).

As to claims 10-15, Shiraki discloses a device, which is a semiconductor chip or a multilayer circuit board (column 1, lines 16-17, claims 11-12) as shown in figures 1-4 comprising:

first and second major exterior surfaces (top and bottom surfaces of the board, see figure 2), at least one of the first and second major exterior surfaces including a plurality of component mounting pads (not label, but the pads are formed on the first surface of the multilayer circuit board);

a plane metallization layer, which is power, ground, or reference voltage planes (26-ground layer, 27-power layer, column 3, lines 35-36, claims 13-15) within the device; and

a plated through hole (41, column 3, line 41) attached to the plane metallization layer (26 or 27) and terminating at the at least one of the first and second major exterior surfaces including the plurality of component mounting pads, the plated through hole (41) electrically isolated from the plurality of component mounting pads, and a signal through hole (21) (a signal layer (11) connected to the through hole 21) passed through and spaced away the plane metallization layer (26; 27) and attached at the pad at the first surface (claim 5).

Shraki does not specific disclose a processor, a memory, and the device associated with at least one of the processor and memory.

Conn et al. shows a printed circuit board (PCB 10-figure 1 and 31-figure 4) comprising a processor (11) and a memory chip (12; 13) mounted on the PCB.

It would have been obvious to one having ordinary skill in the art at the time the invention was made to have a teaching of Conn et al. employed in the device of Shiraki in order to provide a function as operator programs or applications and store data in a computer system.

Shiraki and Conn et al. do not disclose <u>a circuit test apparatus for testing</u> the spacing between the plane metallization layer and the pad associated with the signal through hole.

Ott et al. teaches an adapter arrangement for electrically testing printed circuit board as shown in figures 1a-1d comprising a tester (10) having probes (9) tested on pads and through holes of the PCB.

It would have been obvious to one having ordinary skill in the art at the time the invention was made to have a teaching of Ott et al. employed in the device of Shiraki and Conn et al. in order to prevent an internal short circuit.

## Response to Arguments

4. Applicant's arguments filed 02/07/07 have been fully considered but they are not persuasive.

Applicant argues:

a) For claims 1, 10, and 28:

The combination of Shiraki and Ott fails to teach or suggest all of the elements of claimed invention, for example, the combination of Shiraki and Ott fail to disclose "an arrangement would test the spacing between the metallization layer from the signal carrying via through the through hole.

Examiner disagrees because as recited in claims 1, 10, and 28, the limitation of "the circuit test or the test device <u>for testing</u>…" as perform as function limitations of the claimed language and is/are not a positive limitation. Further, the functional language as recited has not been given patentable weight because it is narrative in form. In order to be given patentable weight, a functional limitation must be expressed as a "means" for performing the specific function, and must be support by recitation in the claim of

sufficient structure to warrant the presence of the functional language. In re Fuller, 1929 CD 172; 388 O.G. 279.

Page 8

Ott et al. teaches an adapter arrangement for electrically testing printed circuit board comprising a tester having probes (9) tested on pads and through holes of the PCB. So, Ott does teach the tester that being capable of being testing the space between the metallization layer and the signal through hole or the pad.

### Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tuan T. Dinh whose telephone number is 571-272-1929. The examiner can normally be reached on M-F.

Application/Control Number: 10/668,745

Art Unit: 2841

Page 9

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Reichard Dean can be reached on 571-272-1984. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Tuan Dinh April 25, 2007.

TUAN T. DINH PRIMARY EXAMINER